PATENT NUMBER and ISSUE DATE

U.S. UTILITY Patent Application

U.S. PTO 10/001421 11/02/01

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10001421	11/02/2001	228	738	1725	STONER, K

**APPLICANTS: Milewski Joseph; Woychik Charles;

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A DIV OF 08/815,656 03/13/1997 PAT 6,330,967

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH ☐ RESCIND ☐

Foreign priority claimed ☐ yes ☑ no

35 USC 119 conditions met ☐ yes ☑ no

Verified and Acknowledged Examiner's initials

ATTORNEY DOCKET NO

END919970013US2

TITLE : Low temperature solder chip attach structure

U.S.DEPT. OF COMM./PAT.& TM-PTO-436L(Rev. 12-91)

NOTICE OF ALLOWANCE MAILED

ISSUE FEE

Amount Due | Date Paid

☐ TERMINAL DISCLAIMER

Assistant Examiner

Primary Examiner

PREPARED FOR ISSUE

CLAIMS ALLOWED

Total Claims | Print Claim for O.G.

DRAWING

Sheets Drwg. | Figs. Drwg. | Print Fig.

Application Examiner

WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

FILED WITH: ☐ ISK (CRF) ☐ CD-ROM

(Attached in pocket on right inside flap)